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Abstract
A tool for component sizing for MMCs has been developed and tested through simulations in PLECS.
The steady-state behaviour under grid frequency deviations - interesting for offshore wind farm connec-
tions - has been analysed, providing insights in MMC characteristics and further testing the proposed
tool.
Introduction
In recent years, increasing attention has been drawn to the application of voltage source converter HVDC
(VSC-HVDC) for connection of large offshore wind power plants to the on-land grid. Furthermore, inter-
connections between distant and asynchronous networks look attractive in order to improve the economic
efficiency and stability of power systems, thus offering more room for accommodating large shares of
fluctuating renewable energy. The conjugation of both aspects may possibly lead to the construction of
vast multi-terminal HVDC grids with several offshore wind farms.
Recent advances in VSC-HVDC technology have shifted the focus from the classical two-level configu-
ration to the new modular multi-level converter (MMC) concept [1, 2], which offers a number of technical
advantages, such as very low inherent harmonic voltage content and low switching losses. Such benefits
appear to have recently outweighed volume and cost drawbacks.
The first written footprint over the modular multilevel converter circuitry was introduced in 1975 [3]
based on series connection of full-bridge cells, while in 2002, a topology with an alternative module
structure was introduced by R. Marquardt [4], in which half-bridge modules were utilized. The reduced
number of switches, along with advances in power electronic technology, then facilitated the use of this
topology in HVDC systems.
Wind turbine manufacturers thus face the need for understanding the operation of this new converter
topology and, going beyond that, to investigate their behaviour and capabilities against variation of off-
shore voltage and frequency, which may naturally arise as a consequence of the offshore grid configu-
ration or, alternatively, be utilised as actual control signals [5]. For this reason, a first analysis of the
operation of a MMC is presented in this article, focusing, for the time being, on steady-state harmonic
spectra.
Proposed topologies
More in detail, four main HVDC converter topologies have been so far proposed from the industrial
manufacturers that utilize modular multilevel conversion concept, and still intensive research takes place
in further improving their performance. These include following:
• Modular Multilevel Converter with half-bridge modules (half-bridge MMC), fig. 1(a): half bridge
cells consist of single IGBT modules with integrated free-wheeling diodes, DC capacitor, bypass thyristor
and a bypass electro-mechanical relay switch for cell protection [6].
• Cascaded Two Level Converter with half-bridge modules (half-bridge CTL), fig. 1(b): maintains sim-
ilar operation principle to MMC, but has an original half bridge cell design, in which single IGBTs are
replaced by valves made by eight series-connected press-packed IGBT stacks. Due to press-pack IGBT
short-circuit failure mode, no bypass thyristors or mechanical switches are required. In case of a single
IGBT failure, all remaining IGBTs continue to operate at slightly increased voltage level between mainte-
nance periods [2].
• Modular Multilevel Converter with full-bridge modules (full-bridge MMC), fig. 1(c): full-bridge mod-
ules are used in the cascaded topology, which operation principle remains similar to the previous cases.
Single IGBT modules are used in each cell that are additionally equipped with DC capacitor, by-pass thyris-
tor, protection switch and bleeder resistors.
• Hybrid multilevel converter with full-bridge modules (Hybrid MMC), fig. 1(d): by inter-connecting
each full-bridge module terminal with director IGBT switch, a voltage wave can be shaped in the desired
manner while at the same time allowing zero-voltage switching for the two-level operation [7].
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Figure 1: Summary of proposed VSC-HVDC technologies.
Control Strategies
Besides the classical outer control loops also presented by older VSC-HVDC applications in which the
two level converter type is adopted, the control of multilevel converters in principle relies on the com-
bination of current, balancing and cell voltage controllers [8, 9, 10]. As control actions, the following
requirements are addressed:
• Equal sharing of phase current between phases.
• Control of the total energy in the converter - power balance between DC and AC power.
• Energy balance between arms - limitation of oscillating circulating current.
The first target is achieved by setting equal arm voltage targets, while the other two objectives can be
achieved by exploiting the fact that adding the same quantity to the target arm voltage of opposite arms
does not affect the AC quantities but only the total energy balance and the arm energy discrepancy. The
general control block diagram of the modular multilevel converter controller can be illustrated such as is
represented in fig. 2.
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Figure 2: MMC general control block diagram.
Besides the cell structure mentioned above, the current VSC-HVDC main vendors (Siemens, ABB and
Alstom Grid) also provide different approaches for control implementation based on fig. 2. The two
main differences are referenced to the cells voltage controllers and the way in which the arm balancing
is performed [11, 12, 8, 2, 13, 14].
Cell Controllers
For the cell voltage balancing controllers, the first approach requires the selection of a number of cells to
be switched on and off [11, 12]. The firing control system is based on an accurate sorting algorithm which
measures the DC voltages in each cell and selects the appropriate number of cells which are bypassed. In
this case, the balancing methods based on cell selection can be faster and with lower level of complexity
when compared with a distributed voltage controller in each of the cells [8].
For the distributed cell control scheme, a PWM based modulation is presented. In each of the cells,
an error signal between the cell voltage measurement and set point value is generated and its result is
combined with the modulation signals coming from the balancing and current controllers. This signal is
then compared with a triangular carrier and the PWM pattern is applied directly to the switching devices.
Moreover, the PWM pulse number can be a non-integer value, this technique being applied to improve
the cell voltage balancing even further [2, 13].
Balancing Strategies
Two main strategies are applied by the main HVDC vendors to keep the voltages between upper and
lower arms balanced. The first method is performed by a closed loop compensation of arm currents
and/or capacitor voltage measurements. By doing this, the firing pulses sent to the upper and lower arms
are slightly different for compensating the voltage differences. The approach is centralized and each cell
is only provided with a monitoring station that transmits data back to the arm control and accomplishes
what such control unit orders.
The alternative approach requires extra hardware in the circuit between the arm reactors and the converter
AC output. This component is a tunable LC-filter which limits 2nd harmonic voltage ripple and allows
lower losses and voltage ratings of power modules. Apart from the 2nd harmonic, 3rd harmonic is
damped enough to allow both lower voltage ratings and wye-connected transformer at the converter-
side [14].
System Benchmarking and Sizing
Design Engineering Studies
In order to optimally size the HVDC system at a first step approximation, the following studies have
been carried out in this work:
• Load flow analysis: allows to rate components for maximum current ampacity under normal operation.
Based on applied system diagram, load flow analysis is divided into external load flow (fig. 3(a)) and internal
load flow (fig. 3(b)), which includes only the analysis of the 2nd harmonic circulating current flowing within
converter arms.
• Harmonic analysis: allows optimal sizing of filters within the HVDC system. Harmonic analysis is utilized
via applied Discrete Fourier Transform of arm voltage staircase waveforms obtained through specific PWM
modulation technique.
• DC short-circuit analysis: allows rating arm reactors for the reliable protection of half-bridge cells in case
of the DC short-circuit state.
System Description and Modelling
A schematic representation of the analysed HVDC system is presented on fig. 3(a) and 3(b). The follow-
ing main parts can be derived within its internal design:
• AC System: reflects the external influence of the AC-side on the HVDC system performance. AC system
is modelled with Thevenin equivalent AC voltage source VAC and a short-circuit impedance ZAC , which
can be measured at the point of common coupling (PCC).
• DC System: reflects the external influence of the DC-side on the HVDC system. DC system is modelled
with Thevenin equivalent DC voltage VDC and load resistance RDC .
• High Frequency Filter: used for reactive power compensation at the PCC. Implemented design is a 2nd
order high-pass filter modelled with Cf(AC), Lf(AC) and Rf(AC) parameters.
• Power Transformer: required due to different voltage levels between AC and DC systems. It is modelled
with inductance Ltr and resistance Rtr accordingly for leakage flux distribution and copper losses.
• Arm Reactors: used for limiting load and short-circuit arm currents to the desired value, which are re-
stricted by nominal ratings of the half-bridge cells. Each arm reactor is modelled with inductance Larm and
resistance Rarm, which reflects its copper losses.
• Half-Bridge Cells: for load flow and harmonic analyses, cells are modelled with ideal switches and a DC
voltage source, which reflects the electrical behaviour of the single cell capacitor. For DC short-circuit
analysis, cells are modelled with specified IGBT switches, which characteristics include their short circuit
withstand range.
• DC Filter: used to provide harmonic path for the parasitic currents. In this manner, AC harmonic currents
on the DC side will not flow through DC lines and induce electromagnetic fields, which might generate
losses and interference in neighbouring communication systems. DC filter is modelled with a pair of ca-
pacitors Cf(DC) interconnected between DC buses and ground. Capacitor losses are reflected by equivalent
series resistance Rf(DC).
Assumptions
In order to simplify the first step modelling of the MMC converter, the following assumptions were made:
1. All six arms are loaded equally on the DC-side, as they operate in identical manner. Such assumption allows
dividing common DC load resistance RDC into six corresponding arm DC load resistances RDC(arm),
according to relation:
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3
2
RDC (1)
ZAC
ZN
Lf(AC) Rf(AC)
Cf(AC)
Rtr Ltr VAC
Arm 
Reactors
Upper Arms 
Half-Bridge 
Cells
Larm
Rarm
Larm
Rarm
Larm
Rarm
Larm
Rarm
Larm
Rarm
Larm
Rarm
Power 
Transformer
High Frequency 
Filter
Lower Arms 
Half-Bridge 
Cells
AC System
RDC(arm)RDC(arm)RDC(arm)
DC Filter
Rf(DC)
Rf(DC)
Cf(DC)
Cf(DC)
RDC(arm)RDC(arm)RDC(arm)
(a) Circuit diagram for external load flow analysis.
Larm
Rarm
Larm
Rarm
Larm
Rarm
Larm
Rarm
∆Vcell∆Vcell∆Vcell
Iarm(2H)Iarm(2H)Iarm(2H)
(b) Circuit diagram for internal
load flow analysis.
Figure 3
2. Generated cell voltage ripple ∆Vcell consists entirely of the 2nd harmonic component. Consequently, in-
ternal load flow analysis can be derived and made separately only for the 2nd harmonic circulating current
enclosed through MMC phase legs (fig. 3(b)).
3. Sizing for cell capacitors is made based on zero-, fundamental- and second-harmonic average arm current
values according to:
Ccell =
Iarm(1H) + Iarm(2H) + Iarm(DC)
∆Vcell
(2)
All higher-order harmonic currents are considered negligible to influence cell capacitance sizing.
4. Specific methodology for sizing DC filter is out of scope of this work. Hence, assumed required DC capac-
itance corresponds to 2 ms time constant.
Methodology
A generic algorithm structure for populating the HVDC system with optimal parameter values for the
first step approximation is shown on fig. 4. The whole procedure can be divided into three main parts:
Preliminary system configuration, which includes:
• Power transformer rating - power transformer is rated for the nominal AC power SAC of the HVDC system
and a voltage ratio Vratio of
Vratio =
m Vref
VAC
=
m
√
3 VDC
2
√
2
VAC
(3)
where Vref is the reference arm voltage RMS value and m stands for the modulation index.
• Cell sizing - number of cells per arm Ncells can be calculated from the assumed nominal cell voltage Vcell
according to
Ncells = ceil
(
VDC
Vcell
)
(4)
• Arm reactors sizing I - the first criterion for sizing arm reactors is through limiting AC arm currents Iarm to
the desired values, which need to be limited due to the strict cell IGBT and cell capacitor continuous current
ratings.
Based on MMC operation principle, the dominant impact of the 1st harmonic arm current Iarm(1H) and
2nd harmonic arm current Iarm(2H) is taken into account. Reactors tuning is performed by solving AC
circuit diagrams shown on figure 3(a). The final arm current values which change with respect to the reactor
inductance Larm are obtained as a sum of their most relevant components
Iarm (Larm) ∼= Iarm(1H) (Larm) + Iarm(2H) (Larm) (5)
derived from an external and internal load flow analyses.
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Figure 4: Generic algorithm structure for the 1st approximation optimal sizing of the HVDC System.
Main system configuration, which includes:
• Arm reactors sizing II - the second criterion for sizing the arm reactors is through limiting the rate of change
of possible DC short-circuit current between arms. In order to protect the cell capacitors from extensive
fault current and minimize their short-circuit contribution; the applied IGBT switches in all cells should be
able to safely disconnect the capacitors during fault occurrence.
In this work, time required for safe IGBT turn-off operation under fault conditions includes: turn-off delay
time td(off), fall time tf and short-circuit withstand time tSC . The minimum inductance of arm reactors is
defined as
Larm =
dt
di
u ∼= td(off) + tf + tSC
ISC
(6)
where ISC is IGBT rated short-circuit current.
The final value for the arm inductance is the higher one - chosen among the described sizing criteria.
• HF filter sizing I - Final value of arm reactor inductance allows, when necessary, preliminary sizing of the
Cf(AC) and Lf(AC). In order to assure reactive power compensation at PCC, Cf(AC) is calculated from
Cf(AC) = 6
(
Iarm
VAC
)2
Larm (7)
Lf(AC) is applied to provide harmonic current resonant path, so that minimum current distortions are in-
jected into the grid
Lf(AC) =
1√
2pifresCf(AC)
∼= 1√
2pifswCf(AC)
(8)
Lf(AC) is sized based on optimal estimation of the resonant frequency fres, which should be close to effec-
tive switching frequency fsw of the MMC converter.
Detailed system configuration is obtained, which includes:
• HF filter sizing II - By applying specified PWM modulation technique to cell IGBT switches, a harmonic
analysis is provided in order to identify resonant frequencies at specific operating points and further size
filters for optimal HVDC system according to the external requirements. Resistance Rf(AC) is sized based
on calculated quality factor q from
Rf(AC) = 2pi · fres · Lf(AC) · q (9)
Optimal q value is set for specific harmonics damping based on derived impedance characteristic plot in the
frequency domain. Requirements regarding AC-side harmonics damping are assumed to be provided by the
grid operator.
• DC filter rating - the assumed DC filter must be rated for harmonic voltages and currents, which will
flow causing its extensive heating. For this reason, harmonic magnitude and phase spectra of current and
voltages are obtained, which allow deriving maximum voltage peak for insulation coordination along with
the resulting RMS current for thermal management.
Control Strategy
As mentioned above, the control of a MMC can be implemented in different ways and the control objec-
tives are variegated [4, 13]. In this work, a mixed approach has been used and the control blocks have
been developed in C-code. The main control features are as follows:
• The grid current control perfectly resembles a classical VSC-converter’s control in dq reference frame [2].
• The balancing action is performed by control of circulating current [4], suppressing its 2nd harmonic com-
ponent and controlling its DC part. The validation of the components sizing tool, however, required this
controller to be switched off. Its features will be presented in future work.
• The cell voltage control is realised in a distributed manner, correcting the modulation index on every cell
based on the filtered cell voltage error [2].
Simulation Cases
Table I provides system parameter values derived according to the methodology presented above.
Element Parameter Description Symbol Unit Value
Modulation Carrier-based PWM, phase shifted
Cell PWM switching frequency fcell [Hz] 1250
HVDC System Nominal Power SAC [MVA] 22.5-j25.5
AC System Nominal voltage (RMS) VAC [kV ] 21.210
Frequency fAC [Hz] 50±5%
Phase impedance ZAC [mΩ] 12.1+j121.3
Neutral point impedance ZN [mΩ] ∞
DC System DC system pole-to-pole voltage VDC [kv] 120
Nominal power PDC [MW ] 36
Cell rating Nominal cell voltage Vcell [kV ] 30
Number of cells per arm Ncell 4
Maximum cell voltage ripple ∆Vcell % ±5%
Cell capacitance Ccell [mF ] 0.315
Cell IGBT turn-OFF delay time1 td(OFF ) [µs] 1.75
Cell IGBT fall time1 tf [µs] 0.71
Cell IGBT short circuit time1 tsc [µs] 10
Cell IGBT short circuit current1 Isc [A] 12x200
Power Transformer Voltage ratio Vratio [kV : kV ] 1:1
Phase inductance Ltr [mH] 0.014
Phase resistance Rtr [mΩ] 1.830
HF Filter Phase capacitance Cf(AC) [µF ] 4.6230
Phase inductance Lf(AC) [mH] 87.671
Phase resistance Rf(AC) [Ω] 1377.13
Arm Reactor Arm inductance Larm [mH] 50.00
Arm resistance Rarm [mΩ] 48.00
DC Filter Leg capacitance Cf(DC) [µF ] 41.11
Leg resistance Rf(DC) [mΩ] 5.00
1According to IGBT 5SMY 12N4500 datasheet.
Table I
Steady State Operation
A computer model has been developed in PLECS in order to validate the tool for sizing the components.
Three simulation cases have been made with regard to the grid frequency, which is nominal (50Hz), 5%
below nominal (47.5 Hz) and 5% above nominal (52.5 Hz). Chosen under- and over-frequency values
are close to maximum frequency operating ranges for Irish ESB grid code [15].
Nominal frequency fAC = 50 Hz (no frequency deviations)
Fig. 5 shows the steady-state arm and grid currents on phase a. Harmonic analysis of the arm currents
has been made in order to assess the accuracy of the proposed sizing tool. The table from fig. 5 provides
arm current sequence values for dominant 0th-harmonic, fundamental and 2th-harmonic.
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Figure 5: Simulation results for fAC = 50 Hz.
On the left column of fig. 9, harmonic spectra are observed for each sequence arm current - taken both
from computer analysis and theoretical analysis. It can be observed that harmonic peak regions for both
analyses are overlapping each other, which proves good accuracy of the sizing tool. Higher magnitudes
of the harmonics derived from the theoretical tool allow sizing components, thus providing reasonable
safety margin.
Fig. 6(a) shows deviations in cell voltage ripple level for different set of cell capacitances, both for values
obtained from (2) for theoretical analysis and measured across cell for computer analysis.
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Figure 6: Cell voltage ripple variations as a function of Ccell.
Maximum differences in 1.7% of the ripple occurred for the Ccell = 0.290 mF , which can be explained
by means of additional impact of higher harmonics, which provide circulating current causing voltage
unbalance.
High frequency deviations fAC = 52.5 Hz
For over-frequency case, the same figures are analysed and reported in fig. 7. Reasonable accuracy
level is obtained over all dominant values (zero-seq. DC current, positive-seq. fundamental current and
negative-seq. circulating current).
Imposed harmonic spectra from the theoretical and computer analyses on the central column of fig. 9
show good accuracy of the theoretical model for the over-frequency state. Similarly as for nominal
0.1 0.15 0.2 0.25
−500
0
500
Time [s]
I [
A]
 
 
I
LOW
IUP
Ig
Phase a arm and grid currents fAC = 52.5 Hz.
Harmonic
Theoretical Analysis Computer Analysis
+seq -seq 0seq +seq -seq 0seq
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2nd [A] 5.25 67.7 0.819 12.29 53.16 0.135
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Figure 7: Simulation results for fAC = 52.5 Hz.
frequency case, higher harmonic magnitudes for theoretical model provide reasonable safety margin for
component sizing.
Fig. 6(b) shows the cell voltage ripple deviation with regard to cell capacitance. It can be observed that
no particular impact is made from over-frequency operation for the accuracy of the theoretical model.
The largest difference for Ccell = 0.290 mF is 1.5%.
Low frequency deviations fAC = 47.5 Hz
Again, the same figures are presented in fig. 8 for low frequency at level of 47.5 Hz. Table from the
fig. 8 lists dominant harmonic values, which are similar to the values for the previous cases. In the same
manner, harmonic spectra for under-frequency operation on the right column of fig. 9 are accurately
overlapping each other, with higher harmonic magnitude values computed by theoretical sizing tool.
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Figure 8: Simulation results for fAC = 47.5 Hz.
It can be concluded from fig. 6(c) that cell voltage ripple accuracy of the theoretical model is not affected
by under-frequency operation. Highest ripple difference of 2% is obtained for Ccell = 0.290 mF .
Conclusion
A tool for quickly sizing electric components for modular multilevel converters has been developed and
its validity has been tested through simulations using the power electronics simulation tool PLECS.
Good accuracy of the derived method has been observed and the theoretical analysis slightly overesti-
mates the actual harmonic content of circulating arm currents, allowing for a safe design of the compo-
nents.
The influence of the cell capacitance on its voltage ripple has been tested and a satisfying match was
found between theoretical analysis and simulated results.
Moreover, grid frequency deviations were introduced in order to investigate the steady-state behaviour
of the converter under such disturbance and the developed tool proved to offer satisfying results in this
regard as well. Future work will present the control strategy in more detail and provide results on transient
behaviour of the converter under the same disturbing events.
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Figure 9: Comparison of sequence current harmonic spectra for different values of fAC .
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